

## **AMENDMENTS TO THE CLAIMS**

This listing of claims will replace all prior versions, and listings, of claims in the application.

### **Listing of Claims**

Claim 1 (Currently Amended): Code generator comprising ~~[[with]]~~ a plurality of storage elements ~~(FF<sub>1,2,...,n</sub>)~~ connected in a code-producing series ~~(R), e.g., flip-flops,~~ wherein the output of the last storage element ~~[[FF<sub>5</sub>]]~~ in the series ~~[[R]]~~ is linked with the input of the first storage element ~~[[FF<sub>1</sub>]]~~ in the series ~~[[R]]~~ to form a circuit, and outputs and inputs of the storage elements are recursively interconnected with EXOR gates inserted, characterized in that at least one EXOR gate ~~(EXOR<sub>p1</sub>)~~ is provided, whose first input ~~[[1]]~~ is connected with the output of a storage element ~~[[FF<sub>1</sub>]]~~ located in the code-producing series ~~[[R]]~~, whose second input ~~[[2]]~~ is connected with the output of another storage element ~~[[FF<sub>3</sub>]]~~ located in the code-producing series ~~[[R]]~~, and whose output ~~[[3]]~~ is connected with the input of the storage element ~~[[FF<sub>2</sub>]]~~ following the storage element ~~[[FF<sub>1</sub>]]~~ connected with the first input ~~[[1]]~~ of the EXOR gate ~~(EXOR<sub>p1</sub>)~~ in the code-producing series ~~[[R]]~~, and that the output of a storage element ~~[[FF<sub>5</sub>]]~~ located in the code-producing series ~~[[R]]~~ is connected with the input of an inverter ~~[[INV]]~~, and the output of the inverter ~~[[INV]]~~ is connected with the input of another storage element ~~[[FF<sub>1</sub>]]~~ arranged in the code-producing series ~~[[R]]~~.

Claim 2 (Currently Amended): Code generator according to claim 1, wherein ~~characterized in that~~ an AND gate  $[(AND_{p1})]$  is connected in a ~~the~~ line connecting the second input  $[(2)]$  of the at least one EXOR gate  $(EXOR_{p1})$  and the output of the other storage element  $[(FF_3)]$  located in the code-producing ~~code-reproducing~~ series  $[(R)]$ , so that the output  $[(4)]$  of the AND gate  $[(AND_{p1})]$  is connected with the second input  $[(2)]$  of the EXOR gate, ~~(EXOR<sub>p1</sub>)~~ the first input  $[(6)]$  of the AND gate  $[(AND_{p1})]$  is connected with the output of the other storage element  $[(FF_3)]$  located in the code-producing series  $[(R)]$ , and the second input  $[(5)]$  of the AND gate  $[(AND_{p1})]$  is connected with the output of a code-programming storage element  $[(FF_{p1})]$ .

Claim 3 (Currently Amended): Code generator according to claim 1, wherein ~~characterized in that~~ a plurality of EXOR gates  $(EXOR_{p1,p2,p3,p4})$  is provided, whose first input is supplied by a respective output of one of the storage elements  $(FF_{1,2,3,4})$  located in the code-producing series  $[(R)]$ , and whose second input is supplied by the respective output of another storage element  $(FF_{28,15,20,23})$  located in the code producing series  $[(R)]$ , which is spaced a number of storage elements in the conducting direction of the series  $[(R)]$  away from the storage element  $(FF_{1,2,3,4})$  respectively connected with the first input, which respectively corresponds to a different prime number that is greater than

1 and does not constitute a partial amount of the overall number of storage elements

~~(FF<sub>1,2,...n</sub>)~~ connected in series  $[(R)]$ .

Claim 4 (Currently Amended): Code generator according to claim 1, wherein  
~~characterized in that~~ a plurality of code-programming storage elements ~~(FF<sub>p1,p2,p3,p4,...pn</sub>)~~  
that are respectively assigned to an AND gate ~~(AND<sub>p1,p2,p3,p4</sub>)~~ and an EXOR gate  
~~(EXOR<sub>p1,p2,p3,p4</sub>)~~ is provided and connected in a series  $[(RR)]$  comprising a closed  
circuit, and at least one EXOR gate ~~(EXOR<sub>pp1</sub>)~~ is provided whose first input is connected  
with the output of a storage element  $[(FF_{pp6})]$  located in the code-programming series  
 $[(RR)]$ , whose second input is connected with the output of another storage element  
 $[(FF_{p5})]$  located in the code-programming series  $[(RR)]$ , and whose output is  
connected with the input of the storage element  $[(FF_{pp1})]$  following the storage element  
 $[(FF_{pp5})]$  connected with the first input of the EXOR gate ~~(EXOR<sub>pp1</sub>)~~ in the code-  
programming series  $[(RR)]$ .

Claim 5 (Currently Amended): Code generator according to claim 4, wherein  
~~characterized in that~~ an AND gate ~~(AND<sub>pp1</sub>)~~ is connected in a the line connecting the  
second input of the at least one EXOR gate ~~(EXOR<sub>pp1</sub>)~~ and the output of the other storage  
element  $[(FF_{p3})]$  located in the code-reproducing series  $[(RR)]$ , so that the output of  
the AND gate ~~(AND<sub>pp1</sub>)~~ is connected with the second input of the EXOR gate ~~(EXOR<sub>pp1</sub>)~~,  
the first input of the AND gate ~~(AND<sub>pp1</sub>)~~ is connected with the output of the other storage

element  $[(FF_{p3})]$  located in the code-producing series  $[(RR)]$ , and the second input of the AND gate  $(AND_{pp1})$  is connected with the output of a storage element  $[(FF_{pp5})]$  used for programming the code-programming series  $[(RR)]$ .

Claim 6 (Currently Amended): Code generator according to claim 5, wherein ~~characterized in that~~ a plurality of storage elements  $(FF_{pp1, pp2, pp3, pp4, \dots, pn})$  used to program the code programming series  $[(RR)]$  that are respectively assigned to an AND gate  $(AND_{pp1})$  and an EXOR gate  $(EXOR_{pp1})$  is provided and connected in a series  $[(RRR)]$  comprising a closed circuit, and at least one EXOR gate  $(EXOR_{ppp1})$  is provided whose first input is connected with the output of a storage element  $[(FF_{pp1})]$  located in the series  $[(RRR)]$ , whose second input is connected with the output of another storage element  $[(FF_{pp3})]$  located in the series  $[(RRR)]$ , and whose output is connected with the input of the storage element  $[(FF_{pp2})]$  following the storage element  $[(FF_{pp1})]$  connected with the first input of the EXOR gate  $(EXOR_{ppp1})$  in the series  $[(RRR)]$ .

Claim 7 (Currently Amended): Code generator according to claim 1, further comprising ~~characterized in that it has~~ at least one connection for at least a second, identically structured code generator, so that both code generators can be supplied with the same program clock at the same time.

Claim 8 (Currently Amended): Device for sending and receiving encrypted information comprising [[with]] at least two code generators according to claim 1, wherein ~~characterized in that~~ the code generators each have at least one connection for simultaneously supplying the code-programming storage elements ( $FF_{p1,p2,p3,p4}$ ) of all interconnected code generators with the same program clock, so that the code-programming storage elements ( $FF_{p1,p2,p3,...pn}$ ) of all interconnected code generators simultaneously run through all possible state combinations, and are provided with the same programming when the code generators are simultaneously separated from the program clock.

Claim 9 (Currently Amended): Device according to claim 8, wherein ~~characterized in that~~ the code generators each includes [[have]] two connections for simultaneously supplying the code-programming storage elements ( $FF_{p1,p2,p3,...pn}$ ) and the storage elements ( $FF_{pp1,pp2,pp3,...ppn}$ ) used to program the code-programming storage elements ( $FF_{p1,p2,p3,...pn}$ ) of all interconnected code generators have two independently running program clocks, wherein the storage elements ( $FF_{pp1,pp2,pp3,...ppn}$ ) used to program the code-programming storage elements ( $FF_{p1,p2,p3,...pn}$ ) run through all possible state combinations at least once, and the code-programming storage elements ( $FF_{p1,p2,p3,...pn}$ ) of all interconnected code generators simultaneously run through a specific number of all possible state combinations, and that all interconnected code generators are provided with

the same programming after the simultaneous separation of code generators from the program clocks.

Claim 10 (New): Code generator according to claim 1, wherein a plurality of EXOR gates is provided whose first inputs are connected with the output of consecutively arranged storage elements located in the code-producing series, whose second inputs are connected with the output of other storage elements located in the code-producing series and whose outputs are connected with the input of the storage element following the storage element connected with the first input of the respective EXOR gate in the code-producing series.

Claim 11 (New): A code generator comprising:  
storage elements arranged in a code-producing series in which an output of a last storage element in the series is coupled to an input of a first storage element in the series;  
two or more EXOR gates, each EXOR gate including first and second inputs respectively coupled to outputs of first and second corresponding storage elements, and an output coupled to an input of a third corresponding storage element; and  
an inverter coupled between an output of one storage element and an input of another storage element.

Claim 12 (New): The code generator according to claim 11, further comprising:

logic gates respectively associated with each of the two or more EXOR gates, each logic gate including a first input coupled to the output of the second storage element corresponding to the associated EXOR gate and an output coupled to the second input of the associated EXOR gate.

Claim 13 (New): The code generator according to claim 12, wherein each logic gate includes a second input coupled to an output of a corresponding code-programming storage element.

Claim 14 (New): The code generator according to claim 11, wherein the first and second storage elements corresponding to each of the two or more EXOR gates are spaced apart from each other in the code-producing series by respective different numbers of storage elements, each of the respective different numbers being a prime number.

Claim 15 (New): The code generator according to claim 11, further comprising: one or more circuits for selectively enabling and disabling one or more of the EXOR gates.

Claim 16 (New): The code generator according to claim 11, wherein the third storage element corresponding to one of the EXOR gates is the storage element in the

code-producing series immediately following the first storage element corresponding to that same one of the EXOR gates.

Claim 17 (New): The code generator according to claim 11, wherein the number of storage elements in the code-producing series is a prime number.

Claim 18 (New): A system comprising one or more code generators according to claim 11.

Claim 19 (New): A code generator comprising:  
storage elements arranged in a code-producing series in which an output of a last storage element in the series is coupled to an input of a first storage element in the series;  
and

two or more logic gates, the logic gates including an EXOR and an EXNOR gate each of which includes first and second inputs respectively coupled to outputs of first and second corresponding storage elements and an output coupled to an input of a third corresponding storage element.

Claim 20 (New): A system comprising one or more code generators according to claim 19.